

# DS21352DK T1 Single-Chip Transceiver Design Kit Daughter Card

[www.maxim-ic.com](http://www.maxim-ic.com)

## GENERAL DESCRIPTION


The DS21352 design kit is an easy-to-use evaluation board for the DS21352 T1 single-chip transceiver (SCT). The DS21352DK is intended to be used as a daughter card with either the DK2000 or the DK101 motherboards. The DS21352DK comes complete with an SCT, transformers, termination resistors, configuration switches, line-protection circuitry, network connectors, and motherboard connectors. The DK101/DK2000 motherboard and Dallas' ChipView software give point-and-click access to configuration and status registers from a Windows®-based PC. On-board LEDs indicate receive loss-of-signal and interrupt status, as well as multiple clock and signal routing configurations.

Each DS21352DK is shipped with a free DK101 motherboard. For complex applications, the DK2000 high-performance demo kit motherboard can be purchased separately.

*Windows is a registered trademark of Microsoft Corp.*

## ORDERING INFORMATION

PART	DESCRIPTION
DS21352DK	DS21352 Design Kit Daughter Card (with included DK101 motherboard)



## FEATURES

- Demonstrates Key Functions of DS21352 T1 SCT Transceiver
- Includes DS21352 SCT, Transformers, Bantam, BNC and RJ48 Network Connectors, and Termination Passives
- Compatible with DK101 and DK2000 Demo Kit Motherboards
- DK101/DK2000 and ChipView Software Provide Point-and-Click Access to the DS21352 Register Set
- Software-Controlled (Register Mapped) Configuration Switches to Facilitate Clock and Signal Routing
- All Equipment-Side Framer Pins are Easily Accessible for External Data Source/Sink
- LEDs for Loss-Of-Signal and Interrupt Status as well as Multiple Clock and Signal Routing Configurations
- Easy-to-Read Silk Screen Labels Identify the Signals Associated with all Connectors, Jumpers and LEDs
- Network Interface Protection for Overvoltage and Overcurrent Events

## DEMO KIT CONTENTS

- DS21352DK Design Kit Daughter Card
- DK101 Low-Cost Motherboard
- CD ROM
  - ChipView Software
  - DS21352DK Data Sheet
  - DK101 Data Sheet
  - DS21352 Data Sheet
  - DS21352 Errata Sheet

## TABLE OF CONTENTS

<b>COMPONENT LIST</b> .....	<b>3</b>
<b>BASIC OPERATION</b> .....	<b>4</b>
HARDWARE CONFIGURATION .....	4
QUICK SETUP (DEMO MODE) .....	4
QUICK SETUP (REGISTER VIEW) .....	4
<b>REGISTER MAP</b> .....	<b>5</b>
CPLD REGISTER MAP .....	5
<b>DS21352 INFORMATION</b> .....	<b>7</b>
<b>DS21352DK INFORMATION</b> .....	<b>7</b>
<b>TECHNICAL SUPPORT</b> .....	<b>7</b>
<b>SCHEMATICS</b> .....	<b>7</b>

## LIST OF TABLES

Table 1. Daughter Card Address Map .....	5
Table 2. CPLD Register Map .....	5

**COMPONENT LIST**

DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
C1–C5, C8–C12, C15–C19, C21, C22, C29–C34	23	0.1 $\mu$ F 10%, 16V ceramic capacitors (0603)	Digi-Key	311-1088-1-ND
C7, C36	2	1 $\mu$ F 10%, 16V ceramic capacitors (1206)	Digi-Key	PCC1882CT-ND
C13, C14	2	0.1 $\mu$ F 10%, 16V ceramic capacitors (0805)	Digi-Key	311-1142-1-ND
C23	1	0.1 $\mu$ F 10%, 25V ceramic capacitor (1206)	Digi-Key	PCC1883CT-ND
C24–C27	4	0.22 $\mu$ F, 50V ceramic capacitors	Digi-Key	UNK
C35	1	10 $\mu$ F 20%, 16V tantalum capacitor (B case)	Digi-Key	PCS3106CT-ND
DS1, DS4–DS18	16	LED, green, SMD	Digi-Key	P501CT-ND
DS2, DS3	2	LED, red, SMD	Digi-Key	P500CT-ND
F1–F6	6	250V, 1.25A fuse, SMT	Teccor Electronics	F1250T
J1, J2	2	Male 0.1, SMD, 50-pin, dual-row vertical	Samtec	TSM-125-01-T-DV
J3, J4	2	Bantam connectors	SWK	RTT34B02
J5, J6	2	Connector BNC RA 5-pin	Kruvand	UCBJR220
J7–J9	3	Socket, SMD, 50-pin, dual-row vertical	Samtec	TFM-125-02-S-D-LC
JT10	1	Connector, 10-pin, dual-row vertical	Digi-Key	S2012-05-ND
L1	1	Choke, dual 4-line 24 $\mu$ H, 8-pin SO	Pulse Engineering	PE-65857
R1, R14, R21	3	51.1 $\Omega$ 1%, 1/8W resistors (1206)	Digi-Key	P51.1FCT-ND
R2, R3, R58, R59	4	0 $\Omega$ 5%, 1/8W resistors (1206)	Digi-Key	P0.0ETR-ND
R4, R5, R60	3	51.1 $\Omega$ 1%, 1/10W resistors (0805)	Digi-Key	P51.1CCT-ND
R6, R9, R10, R13, R15–R19, R22, R23, R25–R29, R32, R37, R38, R44, R47–R49, R61	24	10k $\Omega$ 1%, 1/10W resistors (0805)	Digi-Key	P10.0KCCT-ND
R7, R8, R11, R12, R30, R31, R35, R36, R39–R43, R45, R50–R53	18	330 $\Omega$ 0.1%, 1/10W MF resistors (0805)	Digi-Key	P330ZCT-ND
R24	1	1.0k $\Omega$ 1%, 1/10W resistor (0805)	Digi-Key	P1.00KCCT-ND
R33, R34	2	Not populated	—	Not populated
R46	1	4.7k $\Omega$ 1%, 1/8W resistor (0805)	Digi-Key	9C08052A4701FK HFT
R54, R55	2	61.9 $\Omega$ 1%, 1/8W resistors (1206)	Digi-Key	P61.9FCT-ND
R56, R57	2	49.9 $\Omega$ 1%, 1/8W resistors (1206)	Digi-Key	P49.9FCT-ND
RJ1	1	RJ48 connector	Molex	43223
SW1	1	Switch DPDT slide 6-pin TH	Avnet	SSA22
T1	1	XFMR 16-pin SMT	Pulse Engineering	TX1099
U1–U4, U6	5	BBUS switch 10-bit CMOS, 150-mil, 24-pin SO	IDT	IDTQS3R861Q
U5	1	144-pin macrocell CPLD	Avnet	XC95144XL- 10TQ100C
U7–U10	4	Quad bus switch, 150-mil, 16-pin SO	IDT	IDTQS3125Q
U11	1	T1/E1/J1 XCVR 100-pin QFP, 0°C to +70°C	Dallas Semiconductor	DS2156L
Z1, Z6–Z8	4	160V, 500A Sidactor	Teccor Electronics	P1800SCMC
Z2, Z3	2	58V, 500A Sidactor	Teccor Electronics	P0640SCMC
Z4, Z5	2	6V, 50A Sidactor	Teccor Electronics	P0080SAMC
Z9, Z10	2	25V, 500A Sidactor	Teccor Electronics	P0300SCMC

## BASIC OPERATION

This design kit relies upon several supporting files, which can be downloaded from our website at [www.maxim-ic.com/DS21352DK](http://www.maxim-ic.com/DS21352DK). See the DS21352DK QuickView data sheet for these files.

### Hardware Configuration

#### *Using the DK101 processor board:*

- Connect the daughter card to the DK101 processor board.
- Supply 3.3V to the banana-plug receptacles marked GND and VCC\_3.3V. (The external 5V connector and the TIM 5V supply headers are unused.)
- All processor board DIP switch settings should be in the ON position with exception for the flash programming switch, which should be OFF.
- From the Programs menu, launch the host application named ChipView.exe. Run the ChipView application. If the default installation options were used, click the Start button on the Windows toolbar and select Programs→ChipView→ChipView.

#### *Using the DK2000 processor board:*

- Connect the daughter card to the DK2000 processor board.
- Connect J1 to the power supply that is delivered with the kit. Alternately, a PC power supply can be connected to connector J2.
- From the Programs menu, launch the host application named ChipView.exe. Run the ChipView application. If the default installation options were used, click the Start button on the Windows toolbar and select Programs→ChipView→ChipView.

#### *General:*

- Upon power-up the RLOS LED is lit, as well as the MCLK-2.048MHz and TCLK-2.048MHz LEDs.

### Quick Setup (Demo Mode)

- The PC loads the program, offering a choice among Demo Mode, Register View, and Terminal Mode. Select Demo Mode.
- The program requests a configuration file, then select DS21352DK\_DRVR.cfg.
- The Demo Mode screen appears. Upon external loopback, the LOS and OOF indicators extinguish.

### Quick Setup (Register View)

- The PC loads the program, offering a choice among Demo Mode, Register View, and Terminal Mode. Select Register View.
- The program requests a definition file, then select DS21352.def.
- The Register View screen appears, showing the register names, acronyms, and values. Note: During the definition file load process, all registers are initialized according to the init value filed in the definition file (because the SETUP field in the .def file is turned on).
- Predefined register settings for several functions are available as initialization files.
  - INI files are loaded by selecting the menu File→Reg Ini File→Load Ini File.
  - Load the INI file DS21352t1\_b8zs\_esf.ini.
  - After loading the INI file the following may be observed:
    - The RLOS LED extinguishes upon external loopback.
    - The device is now configured for T1 B8ZS ESF.

#### *Miscellaneous:*

- Clock frequencies and certain pin bias levels are provided by a register-mapped CPLD, which is on the DS21352 daughter card.
- The definition file for this CPLD is named DS215x\_35x\_CPLD\_V2.def. See the [CPLD Register Map](#) section for definitions.
- All files referenced above are available for download in the section marked “File Locations.”

## REGISTER MAP

The DK101 daughter card address space begins at 0x81000000.

The DK2000 daughter card address space begins at:

0x30000000 for slot 0  
 0x40000000 for slot 1  
 0x50000000 for slot 2  
 0x60000000 for slot 3

All offsets given in [Table 1](#) are relative to the beginning of the daughter card address space.

**Table 1. Daughter Card Address Map**

OFFSET	DEVICE	DESCRIPTION
0X0000 to 0X0015	CPLD	Board identification and clock/signal routing
0X1000 to 0X10ff	Single-Chip Transceiver	Board is populated with one of the following: DS2155, DS2156, DS21352, or DS21354. Please see the data sheet(s) for details.

Registers in the CPLD can be easily modified using ChipView.exe, a host-based user interface software, along with the definition file named *DS215x\_35x\_CPLD\_V2.def*. Definition files for the SCT are named *DS2155.def*, *DS21352.def*, or *DS21354.def*, depending on the board population option.

## CPLD Register Map

**Table 2. CPLD Register Map**

OFFSET	NAME	TYPE	DESCRIPTION
0X0000	BID	Read-Only	Board ID
0X0002	XBIDH	Read-Only	High-Nibble Extended Board ID
0X0003	XBIDM	Read-Only	Middle-Nibble Extended Board ID
0X0004	XBIDL	Read-Only	Low-Nibble Extended Board ID
0X0005	BREV	Read-Only	Board FAB Revision
0X0006	AREV	Read-Only	Board Assembly Revision
0X0007	PREV	Read-Only	PLD Revision
0X0011	SWITCH1	Read-Write	Pin to 1.544MHz
0X0012	SWITCH2	Read-Write	Pin to 2.048MHz
0X0013	SWITCH3	Read-Write	Pin-to-Pin Connect
0X0014	SWITCH4	Read-Write	Pin-to-Pin Connect
0X0015	LEVELS	Read-Write	Set Level on Pin 1 = 3.3V

## ID Registers

OFFSET	NAME	TYPE	VALUE	DESCRIPTION
0X0000	BID	Read-Only	0xD	Board ID
0X0002	XBIDH	Read-Only	0x0	High-Nibble Extended Board ID
0X0003	XBIDM	Read-Only	0x0	Middle-Nibble Extended Board ID
0X0004	XBIDL	Read-Only	0x5	Low-Nibble Extended Board ID
0X0005	BREV	Read-Only	Displays current FAB revision	Board FAB Revision
0X0006	AREV	Read-Only	Displays current assembly revision	Board Assembly Revision
0X0007	PREV	Read-Only	Displays current PLD firmware revision	PLD Revision

## Control Registers

The control registers are used primarily to control several banks of FET switches that route clocks and backplane signals. Please note that certain register settings cause line contention, e.g., setting SWITCH1.4 and SWITCH2.4 both to 0 would drive MCLK with both 1.544MHz and 2.048MHz.

### SWITCH1: PIN TO 1.544MHz (OFFSET = 0x0011) INITIAL VALUE = 0xF

(MSB)

(LSB)

—	—	—	—	MCLK	TCLK	RSYSCLK	TSYSCLK
---	---	---	---	------	------	---------	---------

NAME	POSITION	FUNCTION
MCLK	SWITCH1.3	0 = Connect MCLK to the 1.544MHz clock 1 = Open Switch 1.4
TCLK	SWITCH1.2	0 = Connect TCLK to the 1.544MHz clock 1 = Open Switch 1.3
RSYSCLK	SWITCH1.1	0 = Connect RSYSCLK to the 1.544MHz clock 1 = Open Switch 1.2
TSYSCLK	SWITCH1.0	0 = Connect TSYSCLK to the 1.544MHz clock 1 = Open Switch 1.1

### SWITCH2: PIN TO 2.048MHz (Offset = 0x0012) INITIAL VALUE = 0x3

(MSB)

(LSB)

—	—	—	—	MCLK	TCLK	RSYSCLK	TSYSCLK
---	---	---	---	------	------	---------	---------

NAME	POSITION	FUNCTION
MCLK	SWITCH2.3	0 = Connect MCLK to the 2.048MHz clock 1 = Open Switch 2.4
TCLK	SWITCH2.2	0 = Connect TCLK to the 2.048MHz clock 1 = Open Switch 2.3
RSYSCLK	SWITCH2.1	0 = Connect RSYSCLK to the 2.048MHz clock 1 = Open Switch 2.2
TSYSCLK	SWITCH2.0	0 = Connect TSYSCLK to the 2.048MHz clock 1 = Open Switch 2.1

### SWITCH3: PIN-TO-PIN CONNECT (Offset = 0x0013) INITIAL VALUE = 0xF

(MSB)

(LSB)

—	—	—	—	TSS_RS	TCL_RC	RSY_RC	TSY_RC
---	---	---	---	--------	--------	--------	--------

NAME	POSITION	FUNCTION
TSS_RS	SWITCH3.3	0 = Connect TSSYNC to RSYNC 1 = Open Switch 3.4
TCL_RC	SWITCH3.2	0 = Connect TCLK to RCLK 1 = Open Switch 3.3
RSY_RC	SWITCH3.1	0 = Connect RSYSCLK to RCLK 1 = Open Switch 3.2
TSY_RC	SWITCH3.0	0 = Connect TSYSCLK to RCLK 1 = Open Switch 3.1

**SWITCH4: PIN-TO-PIN CONNECT (Offset = 0x0014) INITIAL VALUE = 0x3**

(MSB)				(LSB)			
—	—	—	—	URCLK_2048	UTCLK_2048	RSER_TSER	RSYNC_TSYNC

NAME	POSITION	FUNCTION
URCLK_2048	SWITCH4.3	0 = Connect UR_CLK (TSSYNC) to 2.048MHz 1 = Open Switch 4.4
UTCLK_2048	SWITCH4.2	0 = Connect UT_CLK (TCHCLK) to 2.048MHz 1 = Open Switch 4.3
RSER_TSER	SWITCH4.1	0 = Connect RER to TSER 1 = Open Switch 4.2
RSYNC_TSYNC	SWITCH4.0	0 = Connect RSYNC to TSYNC 1 = Open Switch 4.1

**LEVELS: SET LEVEL ON PIN (Offset = 0x0015) INITIAL VALUE = 0x6**

(MSB)					(LSB)		
—	—	—	—	—	BP_EN	PPCTDM_EN	TUSEL

NAME	POSITION	FUNCTION
—	LEVELS1.3	—
BP_EN	LEVELS1.2	0 = Enable IDT switches that connect the UTOPIA bus to daughter card header
PPCTDM_EN	LEVELS1.1	0 = Enable IDT switches that connect the TDM bus to the daughter card header
TUSEL	LEVELS1.0	0 = Set DS2156.TUSEL to enable TDM backplane 1 = Set DS2156.TUSEL to enable UTOPIA backplane

**Note (DS2156 only):** When the UTOPIA backplane is enabled (LEVELS.TUSEL = 1) there is a possibility for contention between the UTOPIA bus master and TSYCLK, TSER, and RSER. To avoid this, the following switches should be opened when the UTOPIA backplane is enabled: SWITCH1.0, SWITCH2.0, SWITCH3.0, and SWITCH4.1

**DS21352 INFORMATION**

For more information about the DS21352, please consult the DS21352 data sheets available on our website at [www.maxim-ic.com/DS21352](http://www.maxim-ic.com/DS21352). Software downloads are also available for this design kit.

**DS21352DK INFORMATION**

For more information about the DS21352DK, including software downloads, please consult the DS21352DK data sheet available on our website at [www.maxim-ic.com/DS21352DK](http://www.maxim-ic.com/DS21352DK).

**TECHNICAL SUPPORT**

For additional technical support, please e-mail your questions to [telecom.support@dalsemi.com](mailto:telecom.support@dalsemi.com).

**SCHEMATICS**

The DS21352DK schematics are featured in the following 13 pages.

*Maxim/Dallas Semiconductor cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim/Dallas Semiconductor product. No circuit patent licenses are implied. Maxim/Dallas Semiconductor reserves the right to change the circuitry and specifications without notice at any time.*

**Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600**

© 2005 Maxim Integrated Products • Printed USA


# DS2156, DS2155, DS2135Y DESIGN KIT

## CONTENTS


1. COVER PAGE
2. SCT POPULATION OPTION (DS2155, DS2156, DS21352 OR DS21354)
3. TX AND RX ANALOG PATHS
4. TIM ADDRESS AND DATA BUS
5. CPLD ADDRESS DATA CONNECTIONS, BIAS LEVELS FOR SCT
6. UTOPIA: TIM HEADER AND BUS SWITCHES
7. TESTPOINTS FOR UTOPIA 2
8. UTOPIA: NETLIST ASSOCIATIONS
9. SWITCHING FOR CLOCKS AND TDM
10. SUPPLY DECOUPLING
11. SCT TESTPOINTS
12. NETLIST CROSS-REFERENCE
13. PART CROSS-REFERENCE

TITLE:	DS2156DK02A0	DATE:	10/04/02
ENGINEER:	SWS	PAGE:	1 / 13








TITLE:	DS2156DK02A0	DATE:	10/04/02
ENGINEER:	SWS	PAGE:	2 / 13




TITLE:	DS2156DK02A0	DATE:	10/04/02
ENGINEER:	SWS	PAGE:	3 / 13




TITLE:	DS2156DK02A0	DATE:	10/04/02
ENGINEER:	SWS	PAGE:	4 / 13







TITLE:	DS2156DK02A0	DATE:	10/04/02
ENGINEER:	SWS	PAGE:	6 / 13




TITLE:	DS2156DK02A0	DATE:	10/04/02
ENGINEER:	SWS	PAGE:	7 / 13




TITLE:	DATE:
DS2156DK02A0	10/04/02
ENGINEER:	PAGE:
SWS	8 / 13




SWITCH 1 IS MEMORY MAPPED  
TO PLD REGISTER 0X11  
LOGIC 0 CLOSSES SWITCH  
LOGIC 1 OPENS SWITCH




SWITCH 3 IS MEMORY MAPPED  
TO PLD REGISTER 0X13  
LOGIC 0 CLOSSES SWITCH  
LOGIC 1 OPENS SWITCH



SWITCH 2 IS MEMORY MAPPED  
TO PLD REGISTER 0X12  
LOGIC 0 CLOSSES SWITCH  
LOGIC 1 OPENS SWITCH



SWITCH 4 IS MEMORY MAPPED  
TO PLD REGISTER 0X14  
LOGIC 0 CLOSSES SWITCH  
LOGIC 1 OPENS SWITCH




PPC\_TDM\_EN IS BIT MAPPED TO  
PLD ADDRESS 0X15 BIT 1  
LOGIC 0 CLOSSES SWITCHES


GREEN DS1

TITLE:	DS2156DK02A0	DATE:	10/04/02
ENGINEER:	SWS	PAGE:	9 / 13





TITLE:	DS2156DK02A0	DATE:	10/04/02
ENGINEER:	SWS	PAGE:	10/13



DS2156  
TQFP

- RTIP 16
- RRING 17
- RPOSI 86
- RNEGI 87
- RCLKI 88
- RPOSO 91
- RNEGO 90
- RCLKO 89
  
- TXCLK 13
- RCL 6
- LIUC 12
  
- TTIP 29
- TRING 32
- TPOSI 38
- TNEGI 39
- TCLKI 40
- TPOSO 43
- TNEGO 42
- TCLKO 41
  
- JTMS 2
- JTRST 5
- JTDI 7
- JTCLK 4
- JTDO 10

- TCHBLK 33
- RCHBLK 1
- RLOS/LOTC 99
- INT\* 25
- CS\* 75
  
- D/AD<7> 65
- D/AD<6> 64
- D/AD<5> 63
- D/AD<4> 62
- D/AD<3> 59
- D/AD<2> 58
- D/AD<1> 57
- D/AD<0> 56
  
- ALE/AS/A<7> 73
- A<6> 72
- A<5> 71
- A<4> 70
- A<3> 69
- A<2> 68
- A<1> 67
- A<0> 66
  
- BTS 11
- MUX 55
- RD/DS\* 74
- WR/RW\* 77
  
- NC3 28

TITLE:	DS2156DK02A0	DATE:	10/04/02
ENGINEER:	SWS	PAGE:	11 / 13

	8	7	6	5	4	3	2	1								
D	<p>*** Signal Cross-Reference for the entire design ***</p> <pre> BXCLK      2C8&lt; 11C7&gt; A0         4C6&lt; 5C4&lt;&gt; 2B3&lt; 11B3&lt; A1         4C6&lt; 5C4&lt;&gt; 2B3&lt; 11B3&lt; A2         4C6&lt; 5C4&lt;&gt; 2B3&lt; 11B3&lt; A3         4C6&lt; 5C4&lt;&gt; 2B3&lt; 11B3&lt; A4         4C6&lt; 5C4&lt;&gt; 2B3&lt; 11B3&lt; A5         4C6&lt; 5C4&lt;&gt; 2B3&lt; 11B3&lt; A6         4C6&lt; 5C4&lt;&gt; 2B3&lt; 11B3&lt; A7         4C6&lt; 5C4&lt;&gt; 2B3&lt; 11B3&lt; A8         4C6&lt; 7B1&lt;&gt; A9         4B6&lt; 7B1&lt;&gt; A10        4C3&lt; 7C3&lt;&gt; A11        4C3&lt; 5C1&lt;&gt; 7C3&lt;&gt; A12        4C3&lt; 5C1&lt;&gt; 7B3&lt;&gt; A13        4B3&lt; 7B3&lt;&gt; A14        4B3&lt;&gt; A15        4B3&lt;&gt; BPCLK     2A5&lt; 8D4&lt; 11A4&gt; BP_EN     5C1&lt;&gt; 5B2&lt; 6B5&lt; 6C2&lt; 6C5&lt; BTS       5D4&lt;&gt; 2B3&lt; 5A6&lt; 11A3&lt; CLK1544_T 7B3&lt;&gt; 9D6&lt;&gt; 4B2&lt; CLK204B   5D3&lt;&gt; 9B3&lt;&gt; 9B6&lt;&gt; CLK163B4_T 4B4&lt;&gt; 5D3&lt;&gt; 7B3&lt;&gt; CS        5B4&lt;&gt; 2C3&lt; 11C3&lt; CS_T      4B6&lt; 5B1&lt;&gt; 7B3&lt;&gt; D_AD0     2B3&lt;&gt; 4B6&lt;&gt; 5C1&lt;&gt; 11B3&lt;&gt; D_AD1     2C3&lt;&gt; 4B6&lt;&gt; 5C1&lt;&gt; 11B3&lt;&gt; D_AD2     2C3&lt;&gt; 4B6&lt;&gt; 5C1&lt;&gt; 11C3&lt;&gt; D_AD3     2C3&lt;&gt; 4B6&lt;&gt; 5C1&lt;&gt; 11C3&lt;&gt; D_AD4     2C3&lt;&gt; 4B6&lt;&gt; 5C1&lt;&gt; 11C3&lt;&gt; D_AD5     2C3&lt;&gt; 4B6&lt;&gt; 5C1&lt;&gt; 11C3&lt;&gt; D_AD6     2C3&lt;&gt; 4A6&lt;&gt; 5C1&lt;&gt; 11C3&lt;&gt; D_AD7     2C3&lt;&gt; 4A6&lt;&gt; 5D1&lt;&gt; 11C3&lt;&gt; ESIBRD    2A5&lt; 11A4&lt;&gt; 5A8&lt; ESIBS0    2A6&lt; 11A6&lt;&gt; ESIBS1    2A6&lt; 11A5&lt;&gt; INT        2C3&lt;&gt; 4A6&lt;&gt; 5A2&lt;&gt; 11C3&gt; 5A6&lt; INT_INDICATOR 5A2&lt;&gt; JTCLK     2A8&lt; 11A7&lt; JTDI      2A8&lt; 11A7&lt; JTDO      2A8&lt; 11A7&lt; JTMS      2B8&lt; 11B7&lt; JTRST     2B8&lt; 5A8&lt; 11A7&lt; LIUC      8B4&lt; 2C8&lt; 5A6&lt; 11B7&lt; MCLK      9B6&lt;&gt; 9C6&lt;&gt; 2A5&lt; 11A5&lt; MUX       5C4&lt;&gt; 2A3&lt; 5A8&lt; 11A3&lt; NIMD0     4B2&lt;&gt; NIMD9     4B2&lt;&gt; NIMD10    4B2&lt;&gt; NIMD11    4B2&lt;&gt; NIMD12    4B2&lt;&gt; NIMD13    4B2&lt;&gt; NIMD14    4B2&lt;&gt; NIMD15    4C2&lt;&gt; N_P27     2A4&lt; 11A4&lt; N_P28     2A3&lt; 11A3&lt; PPC_RSVC  4C8&lt;&gt; 9A4&lt;&gt; PPC_RXCLK 4C8&lt;&gt; 9A4&lt;&gt; PPC_RXD   4C8&lt;&gt; 9A4&lt;&gt; PPC_TDM_EN 5C1&lt;&gt; 9A4&lt; PPC_TSYNC 4B8&lt;&gt; 9A4&lt;&gt; PPC_TXCLK 4C8&lt;&gt; 9A4&lt;&gt; PPC_TXD   4C8&lt;&gt; 9A4&lt;&gt; RCHBLK    2C3&lt; 8D4&lt; 11C3&gt; RCHCLK    2D6&lt; 8D7&lt; 11D5&gt; RCL        2C8&lt; 11C7&gt; RCLK      2D6&lt; 9A6&lt;&gt; 9C1&lt;&gt; 9C1&lt;&gt; 9D1&lt;&gt; 11D5&gt;  RCLKI     8A7&lt; 2C8&lt; 5A8&lt; 11C7&lt; RCLK0     2C8&lt; 8A7&lt; 11C7&gt; RDATA     2D6&lt; 11D5&gt; RD_DS     5C4&lt;&gt; 2A3&lt; 11A3&lt; RESET_OUT 4B6&lt; 5B1&lt;&gt; 7B1&lt;&gt; RFSYNC    2D6&lt; 8C7&lt; 11D5&gt; RLCLK     2D6&lt; 8B7&lt; 11D5&gt; </pre>		<pre> RLINK      2D5&lt; 8B7&lt; 11D5&gt; RLOS_LOTC 2C3&lt; 5B2&lt;&gt; 11C3&gt; RLOS_LOTC_INDICATOR 5A2&lt;&gt; RMSYNC     2A5&lt; 8C7&lt; 11A5&gt; RNEG1      8B7&lt; 2C8&lt; 5A8&lt; 11C7&lt; RNEG0      2C8&lt; 8A7&lt; 11C7&gt; RPOSI      8B7&lt; 2C8&lt; 5A8&lt; 11C7&lt; RPOSO      2C8&lt; 8A7&lt; 11C7&gt; RRING      2C8&lt; 3B8&lt; 11C7&lt; RSER       2A5&lt; 8C7&gt; 9A6&lt;&gt; 9B3&lt;&gt; 11A5&gt; RSIG       2A5&lt; 8D7&lt; 11A5&gt; RSIGF      2A5&lt; 8D7&lt; 11A4&gt; RSYNC      2D5&lt;&gt; 9A6&lt;&gt; 9B3&lt;&gt; 9C1&lt;&gt; 11D5&lt;&gt;           5A6&lt; RSYSCLK    9B6&lt;&gt; 9C3&lt;&gt; 9D6&lt;&gt; 2D6&lt; 5A8&lt; 11D5&lt;&gt; RTIP       2C8&lt; 3B8&lt; 11C7&lt; RWLT       4B6&lt;&gt; 5B1&lt;&gt; 7B1&lt;&gt; RXADDR0    7B8&lt;&gt; 8D8 RXADDR1    7B8&lt;&gt; 8D8 RXADDR2    7B8&lt;&gt; 8D8 RXADDR3    7B8&lt;&gt; 8C8 RXADDR4    7B6&lt;&gt; 8C8 RXA_0      6B2&lt;&gt; 8D7&gt; RXA_1      6B7&lt;&gt; 8D7&gt; RXA_2_RXCLAV_1 6A7&lt;&gt; 6B2&lt;&gt; 8D7&gt; RXA_3_RXCLAV_2 6A7&lt;&gt; 6C7&lt;&gt; 8C7&gt; RXA_4_RXCLAV_3 6A7&lt;&gt; 6B2&lt;&gt; 8C7&gt; RXCLAV0    7A8&lt;&gt; 8C8 RXCLAV_0   6A7&lt;&gt; 8C7&gt; RXDATA_0   6B7&lt;&gt; 7C8&lt;&gt; 8B7&gt; 8B8 RXDATA_1   6A2&lt;&gt; 7C8&lt;&gt; 8B7&gt; 8B8 RXDATA_2   6B7&lt;&gt; 7C8&lt;&gt; 8B7&gt; 8B8 RXDATA_3   6B2&lt;&gt; 7C6&lt;&gt; 8B7&gt; 8B8 RXDATA_4   6B7&lt;&gt; 7C5&lt;&gt; 8A7&gt; 8A8 RXDATA_5   6B2&lt;&gt; 7C8&lt;&gt; 8A7&gt; 8A8 RXDATA_6   6B7&lt;&gt; 7C5&lt;&gt; 8A7&gt; 8A8 RXDATA_7   6B2&lt;&gt; 7C8&lt;&gt; 8A7&gt; 8A8 RXENA      6A2&lt;&gt; 8D4&gt; RXENB      7A6&lt;&gt; 8D5 RXPRTY     6B5&lt;&gt; RXSOC      6B7&lt;&gt; 7B6&lt;&gt; 8D4&gt; 8D5 SNIM_B2    4C2&lt;&gt; SNIM_B3    4C2&lt;&gt; SNIM_B4    4C2&lt;&gt; SNIM_B5    4C2&lt;&gt; SNIM_B6    4C2&lt;&gt; SNIM_B7    4C2&lt;&gt; SW1_B0EN   5A4&lt;&gt; 9D8&lt; SW1_B1EN   5A4&lt;&gt; 9D8&lt; SW1_B2EN   5A3&lt;&gt; 9D6&lt; SW1_B3EN   5A3&lt;&gt; 9D6&lt; SW2_B0EN   5A3&lt;&gt; 9B8&lt; SW2_B1EN   5A3&lt;&gt; 9B8&lt; SW2_B2EN   5A3&lt;&gt; 9B6&lt; SW2_B3EN   5A3&lt;&gt; 9B6&lt; SW3_B0EN   5A3&lt;&gt; 9D3&lt; SW3_B1EN   5A3&lt;&gt; 9D3&lt; SW3_B2EN   5A3&lt;&gt; 9D1&lt; SW3_B3EN   5A3&lt;&gt; 9D1&lt; SW4_B0EN   5B4&lt;&gt; 9B3&lt; SW4_B1EN   5B4&lt;&gt; 9B3&lt; SW4_B2EN   5B4&lt;&gt; 9B2&lt; SW4_B3EN   5B4&lt;&gt; 9B2&lt; TCHBLK     2D3&lt; 8C4&lt; 11C3&gt; TCHCLK     2D5&lt; 11D4&gt; 8A1&lt; TCK        5B8&lt;&gt; 5D8&lt; TCLK       9A6&lt;&gt; 9B6&lt;&gt; 9C3&lt;&gt; 9C6&lt;&gt; 2D5&lt; 5A6&lt;           11D5&lt; TCLKI      8B4&lt; 2B8&lt; 5A8&lt; 11B7&lt; TCLK0      2B8&lt; 8A4&lt; 11B7&gt; TDATA      2D5&lt;&gt; 11D4&lt;&gt; TDI        5B8&lt;&gt; 5D7&lt; TDO        5B8&lt;&gt; 5C7&lt; TIMSV      4D3&lt;&gt; 4D8&lt;&gt; TLCLK      2D5&lt; 8C4&lt; 11D4&gt; TLINK      8C4&lt; 2D5&lt; 5B6&lt; 11D5&lt; TMS        5B8&lt;&gt; 5C7&lt; </pre>		<pre> TNEG1      8B4&gt; 2B8&lt; 5A8&lt; 11B7&lt; TNEG0      2B8&lt; 8A4&gt; 11B7&gt; TPOSI      8C4&gt; 2B8&lt; 5A8&lt; 11B7&gt; TPOSO      2B8&lt; 8A4&gt; 11B7&gt; TRING      2B8&lt; 11B7&gt; 3C8&lt; TSER       8A4&gt; 9A6&lt;&gt; 9B2&lt;&gt; 2A5&lt; 5A8&lt; 11A4&lt; TSIG       8D1&gt; 2D5&lt; 5B6&lt; 11D4&lt; TSSYNC     9C3&lt;&gt; 2D5&lt; 5B6&lt; 8A1&lt; 11D4&lt; TSTRST     2A5&lt; 5A8&lt; 11A4&lt; TSYNC      2D5&lt;&gt; 9A6&lt;&gt; 9B2&lt;&gt; 11D5&lt;&gt; 5A6&lt; TSYSCLK    8D1&gt; 9B6&lt;&gt; 9D3&lt;&gt; 9D6&lt;&gt; 2D5&lt; 5A8&lt;           11D4&lt; TTIP       2B8&lt; 11B7&gt; 3C8&lt; TUSEL      5D2&lt;&gt; 2A4&lt; 11A4&lt; TXADDR0    7B5&lt;&gt; 8D5 TXADDR1    7B4&lt;&gt; 8C5 TXADDR2    7B4&lt;&gt; 8C5 TXADDR3    7B5&lt;&gt; 8C5 TXADDR4    7B4&lt;&gt; 8C5 TXA_0      6C2&lt;&gt; 8D4&gt; TXA_1      6C7&lt;&gt; 8C4&gt; TXA_2_TXCLAV_1 6B2&lt;&gt; 6C2&lt;&gt; 8C4&gt; TXA_3_TXCLAV_2 6C7&lt;&gt; 6C7&lt;&gt; 8C4&gt; TXA_4_TXCLAV_3 6C2&lt;&gt; 6C2&lt;&gt; 8C4&gt; TXCLAV0    7B5&lt;&gt; 8B5 TXCLAV_0    6C7&lt;&gt; 8B5 TXDATA_0    6C7&lt;&gt; 7C5&lt;&gt; 8B4&gt; 8B5 TXDATA_1    6C2&lt;&gt; 7C4&lt;&gt; 8B4&gt; 8B5 TXDATA_2    6C7&lt;&gt; 7C5&lt;&gt; 8A4&gt; 8A5 TXDATA_3    6C2&lt;&gt; 7C4&lt;&gt; 8A4&gt; 8A5 TXDATA_4    6C7&lt;&gt; 7C4&lt;&gt; 8A4&gt; 8A5 TXDATA_5    6C2&lt;&gt; 7C5&lt;&gt; 8A4&gt; 8A5 TXDATA_6    6C7&lt;&gt; 7C4&lt;&gt; 8D1&gt; 8D2 TXDATA_7    6C2&lt;&gt; 7C5&lt;&gt; 8D1&gt; 8D2 TXENA      6C2&lt;&gt; 8C1&gt; TXENABLE    7B4&lt;&gt; 8C2 TXPRTY     6C5&lt;&gt; TXSOC      6C7&lt;&gt; 7B4&lt;&gt; 8B1&gt; 8B2 UOP0       2A6&lt; 8B1&gt; 11A5&gt; UOP1       2A6&lt; 8C1&gt; 11A5&gt; UOP2       2A6&lt; 11A5&gt; UOP3       2A6&lt; 8D4&gt; 11A5&gt; UR_ADDR0   8D8 UR_ADDR1   8D8 UR_ADDR2   8D8 UR_ADDR3   8C8 UR_ADDR4   8C8 UR_CLAV    8C8 UR_CLK     9B2&lt;&gt; 6A1&lt; 7A8&lt; 8A2&lt; UR_DATA0   8B8 UR_DATA1   8B8 UR_DATA2   8B8 UR_DATA3   8B8 UR_DATA4   8A8 UR_DATA5   8A8 UR_DATA6   8A8 UR_DATA7   8A8 UR_ENB     8D5 UR_SOC     8D5 UT_ADDR0   8D5 UT_ADDR1   8C5 UT_ADDR2   8C5 UT_ADDR3   8C5 UT_ADDR4   8C5 UT_CLAV    8B4&gt; UT_CLK     9B2&gt; 6C1&lt; 7B4&lt; 8A2&lt; UT_DATA0   8B5 UT_DATA1   8B5 UT_DATA2   8A5 UT_DATA3   8A5 UT_DATA4   8A5 UT_DATA5   8A5 UT_DATA6   8D2 UT_DATA7   8D2 UT_ENB     8C2 UT_SOC     8B2 WE_T       4B6&lt;&gt; 5B1&lt;&gt; 7B1&lt;&gt; </pre>		<pre> WR_RW      5C4&lt;&gt; 2A3&lt; 11A3&lt; XTALD      2A5&lt; 11A4&gt; </pre>									
C																
B																
A							<table border="1"> <tr> <td>TITLE:</td> <td>DS2156DK02A0</td> <td>DATE:</td> <td>10/04/02</td> </tr> <tr> <td>ENGINEER:</td> <td>SWS</td> <td>PAGE:</td> <td>12 / 13</td> </tr> </table>		TITLE:	DS2156DK02A0	DATE:	10/04/02	ENGINEER:	SWS	PAGE:	12 / 13
TITLE:	DS2156DK02A0	DATE:	10/04/02													
ENGINEER:	SWS	PAGE:	12 / 13													
	8	7	6	5	4	3	2	1								

\*\*\* Part Cross-Reference for the entire design \*\*\*

D

C

B

A

D

C

B

A

1 DS2156\_TOFP 11D7  
 C1 CAP 10B5  
 C2 CAP 10B3  
 C3 CAP 10B2  
 C4 CAP 10B2  
 C5 CAP 10B2  
 C7 CAP 3D5  
 C8 CAP 10B4  
 C9 CAP 10B4  
 C10 CAP 10B4  
 C11 CAP 10B4  
 C12 CAP 10B2  
 C13 CAP 0A1  
 C14 CAP 0A1  
 C15 CAP 10B3  
 C16 CAP 10B3  
 C17 CAP 10B2  
 C18 CAP 10B3  
 C19 CAP 10B3  
 C21 CAP 10B2  
 C22 CAP 10B5  
 C23 CAP 3A6  
 C24 CAP 3C5  
 C25 CAP 3B5  
 C26 CAP 3A5  
 C27 CAP 3D5  
 C29 CAP 10B4  
 C30 CAP 10B4  
 C31 CAP 10B6  
 C32 CAP 10B5  
 C33 CAP 10B5  
 C34 CAP 10B5  
 C35 CAP 10B6  
 C36 CAP 10B6  
 DS1 LED 9B4  
 DS2 LED 5A2  
 DS3 LED 5A2  
 DS4 LED 6D5  
 DS5 LED 5A3  
 DS6 LED 5A4  
 DS7 LED 5A3  
 DS8 LED 5A4  
 DS9 LED 5A4  
 DS10 LED 5A3  
 DS11 LED 5A4  
 DS12 LED 5A3  
 DS13 LED 5A3  
 DS14 LED 5A3  
 DS15 LED 5A3  
 DS16 LED 5B5  
 DS17 LED 5B5  
 DS18 LED 5A3  
 F1 FUSE 3B4  
 F2 FUSE 3B4  
 F3 FUSE 3D4  
 F4 FUSE 3C4  
 F5 FUSE 3D4  
 F6 FUSE 3A3  
 J1 CONN\_50P1 7D5  
 J2 CONN\_50P1 7D7  
 J3 CONN\_BANTAM\_LIPC 3B1  
 J4 CONN\_BANTAM\_IPC 3C1  
 J5 CONN\_BNC\_SPIN 3A3  
 J6 CONN\_BNC\_SPIN 3D2  
 J7 CONN\_50P2 6D4  
 J8 CONN\_50P2 4D3  
 J9 CONN\_50P2 4D7  
 JT10 CONN\_10P 5C8  
 L1 CHOKE\_DUAL\_T1 3B4 3C4  
 R1 RES1 4B2  
 R2 RES 3B7  
 R3 RES 3B7  
 R4 RES 6A2  
 R5 RES 6C2  
 R6 RES1 5A7

R7 RES 9B4  
 R8 RES1 5A2  
 R9 RES1 5A7  
 R10 RES1 5A7  
 R11 RES1 5A2  
 R12 RES 6D5  
 R13 RES1 5B6  
 R14 RES1 7B4  
 R15 RES1 5B6  
 R16 RES1 5A7  
 R17 RES1 5B6  
 R18 RES1 5A6  
 R19 RES1 5A6  
 R21 RES1 7A8  
 R22 RES1 5A7  
 R23 RES1 5A7  
 R24 RES1 5B8  
 R25 RES1 5D7  
 R26 RES1 5D8  
 R27 RES1 5D8  
 R28 RES1 5A7  
 R29 RES1 5A6  
 R30 RES 5A3  
 R31 RES 5A3  
 R32 RES1 5A6  
 R33 RES1 0A1  
 R34 RES1 0A1  
 R35 RES 5A3  
 R36 RES 5A3  
 R37 RES1 5A6  
 R38 RES 5A7  
 R39 RES 5A3  
 R40 RES 5A4  
 R41 RES 5A3  
 R42 RES 5A4  
 R43 RES 5A3  
 R44 RES1 5A7  
 R45 RES 5A3  
 R46 RES1 5B7  
 R47 RES1 5A7  
 R48 RES1 5A6  
 R49 RES1 5A7  
 R50 RES 5A3  
 R51 RES 5B4  
 R52 RES 5B4  
 R53 RES 5A3  
 R54 RES1 3B6  
 R55 RES1 3B6  
 R56 RES 3B5  
 R57 RES 3B6  
 R58 RES 3D7  
 R59 RES 3C7  
 R60 RES 3A5  
 R61 RES1 5A7  
 RJ1 RJ45\_CON 3C3  
 SK1 SWITCH\_DPDT\_SLIDE\_6P 3A6  
 T1 XFMR\_2IN\_4OUT\_U 3B5 3D5  
 TP1 TSTPNT\_SNG 7B2  
 TP2 TSTPNT\_SNG 7B2  
 TP3 TSTPNT\_SNG 7B2  
 TP4 TSTPNT\_SNG 7C2  
 TP5 TSTPNT\_SNG 7C2  
 TP6 TSTPNT\_SNG 7B2  
 TP7 TSTPNT\_SNG 7B2  
 TP8 TSTPNT\_SNG 7B2  
 TP9 TSTPNT\_SNG 7B2  
 TP10 TSTPNT\_SNG 7B2  
 TP11 TSTPNT\_SNG 7B2  
 TP12 TSTPNT\_SNG 5D2  
 TP13 TSTPNT\_SNG 5D2  
 TP14 TSTPNT\_SNG 5A6  
 TP15 TSTPNT\_SNG 5A6  
 TP16 TSTPNT\_SNG 7B2  
 TP17 TSTPNT\_SNG 5D2  
 TP18 TSTPNT\_SNG 5A6  
 TP20 TSTPNT\_SNG 7B2  
 TP21 TSTPNT\_SNG 7B1

TP22 TSTPNT\_SNG 7B1  
 TP23 TSTPNT\_SNG 10A7  
 TP24 TSTPNT\_SNG 10A8  
 TP25 TSTPNT\_SNG 10A7  
 TP26 TSTPNT\_SNG 10A7  
 TP27 TSTPNT\_SNG 10A7  
 TP28 TSTPNT\_SNG 10A7  
 TP29 TSTPNT\_SNG 10A7  
 TP30 TSTPNT\_SNG 10A7  
 TP31 TSTPNT\_SNG 10A4  
 TP32 TSTPNT\_SNG 10A4  
 TP33 TSTPNT\_SNG 10A5  
 TP34 TSTPNT\_SNG 10A5  
 TP35 TSTPNT\_SNG 10A5  
 TP36 TSTPNT\_SNG 10A5  
 TP37 TSTPNT\_SNG 10A5  
 TP38 TSTPNT\_SNG 10A5  
 U1 IDT053R861\_U 6B3  
 U2 IDT053R861\_U 6D3  
 U3 IDT053R861\_U 6B6  
 U4 IDT053R861\_U 6D6  
 U5 XILLIN\_XC9572XL 5D4 5D7  
 U6 IDT053R861\_U 9B5  
 U7 IDT053125\_U 9D3  
 U8 IDT053125\_U 9D7  
 U9 IDT053125\_U 9B3  
 U10 IDT053125\_U 9B7  
 U11 DS2156\_TOFP 2D7  
 Z1 SIDACTOR\_2 3C4  
 Z2 SIDACTOR\_2 3D5  
 Z3 SIDACTOR\_2 3A5  
 Z4 SIDACTOR\_2 3B5  
 Z5 SIDACTOR\_2 3C6  
 Z6 SIDACTOR\_2 3A4  
 Z7 SIDACTOR\_2 3C4  
 Z8 SIDACTOR\_2 3A4  
 Z9 SIDACTOR\_2 3C4  
 Z10 SIDACTOR\_2 3B4

TITLE:	DS2156DK02A0	DATE:	10/04/02
ENGINEER:	SWS	PAGE:	13/13